

REMARKS

Reconsideration of the above-referenced application in view of the above amendment, and of the following remarks, is respectfully requested.

Claims 1 and 3-8 are pending in this case. Claims 9 and 11-15 are cancelled herein. Claims 1 and 3-8 stand allowed.

The Examiner rejected claims 9 and 11-15 under 35 U.S.C. 102(e) as being anticipated by Block et al. (U.S. Patent 7,033,882). Although claims 9 and 11-15 are cancelled, Applicant submits that they are patentable over Block as there is no disclosure or suggestion in Block of an integrated circuit having a decoupling capacitor located over the topmost metal interconnect level. Instead, Block teaches an on-chip decoupling capacitor located between two metal interconnect levels.

In light of the above, Applicant respectfully requests withdrawal of the Examiner's rejections and continued allowance of claims 1 and 3-8. If the Examiner has any questions or other correspondence regarding this application, Applicant requests that the Examiner contact Applicant's attorney at the below listed telephone number and address.

Respectfully submitted,

/Jacqueline J Garner/

Jacqueline J. Garner
Reg. No. 36,144

Texas Instruments Incorporated
P. O. Box 655474, M.S. 3999
Dallas, Texas 75265
Phone: (214) 532-9348
Fax: (972) 917-4418